Skip to content

Fix undefined clk_div in freq_meter.sv #7

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Aug 2, 2025
Merged

Conversation

JacyCui
Copy link
Contributor

@JacyCui JacyCui commented Jul 25, 2025

Description

This pull request addresses the issue of the undefined clk_div signal in the freq_meter.sv file. The clk_divider module is now instantiated to generate the clk_div signal, ensuring proper functionality of the freq_meter module.

Changes Made

Modified the instantiation of the clk_divider module to define and generate the clk_div signal.

Modified File

logic [31:0] clk_div;

clk_divider #(
  .WIDTH(32)
) sys_cd (
  .clk(clk),
  .nrst(nrst),
  .ena(1'b1),
  .out(clk_div)  // Connected clk_div to the clk_divider output
);

Testing

  • Verified that the freq_meter module synthesizes without errors.
  • Confirmed that the clk_div signal is properly generated and used in the module.

@pConst
Copy link
Owner

pConst commented Aug 2, 2025

This one makes sense! Thanks 🤝

@pConst pConst merged commit 1a405d5 into pConst:master Aug 2, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants