Skip to content

RISC-V Vectored-Mode Trap Entry Support? #13

@Coekjan

Description

@Coekjan

asm!("csrw stvec, {}", in(reg) trap_entry as usize);

This line just sets Direct-Mode and trap.S does not support Vectored-Mode now. I suggest that this library support Vectored-Mode on RISC-V.


这行直接设置为了 Direct-Mode,而且 trap.S 目前也并不支持 Vectored-Mode。我建议本库支持 RISC-V 上的 Vectored-Mode。

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions