Pipelined IEEE-754 single-precision floating-point multiplier in SystemVerilog with full verification.
simulation multiplication verification rtl floating-point ieee-754 pipelining computer-architecture hdl questasim system-verilog digital-design sva intel-fpga hardware-design
-
Updated
Jul 19, 2025 - SystemVerilog